+ PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Act of 1995, no persons are required to respond to a collection of information unitss it contains a valid CMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

of 2 Sheet

| On malete M Manuse | | | | | |
|------------------------|--------------------|--|--|--|--|
| | te May 1, 2001 | | | | |
| Application Number | 09/847,642 | | | | |
| Filing Date | May 1, 2001 | | | | |
| First Named Inventor | Mihai T. Lazarescu | | | | |
| Group Art Unit | Herman 2/24 | | | | |
| Examiner Name | MANUEL THERERS | | | | |
| Attorney Docket Number | 261/246 | | | | |

| | | OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS | |
|--------------------|-----|--|---|
| Examiner Cite No.1 | | include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issunumber(s), publisher, city and/or country where published. | |
| MI | AA | Prof. Dov Dori, About OPCAT, 2000, pages 1-2, http://iew3.technion.ac.il~dori/opcat/about.htm1 | |
| 2615 | AB | Prof. Dov Dori, OPM Methodology, 2000, pages 1-3, http://iew3.technion.ac.il/~dori/opcat/methodology.htm1 | |
| 2GTF | AC | Prof. Dov Dori; OPCAT's Contents, 2000, pages 1-5, http://iew3.technion.ac.il-dori/opcat/contents.htm1 | |
| 领土 | ΑĐ | Prof. Dov Dori; Examples; 2000, pages 1-3 http://iew3.technion.ac.il/~dori/opcat/example.htm1 (Fig. 1 and Fig. 2 did not display when website was viewed). | , |
| 2672 | AE | Vojin Zavojnovic, Stefan Pees, Christian Schlaeger, Markus Willems, Rainer Schoenen and Heinrich Meyr, <u>DSP</u> <u>Processor/Complier Co-Design A quantitative Approach</u> , ICSPAT, 1997, pages 761 - 765 | |
| 25/25 | AF | Guldo Post, Vojin Zivonjovic and Sebastian Ritz; Multiprocessor, Architecture Extension for the BlockDlagram- Oriented Design Tool Cossap/Descartes, ICSPAT, 1995 | |
| PGIE | AG | Stefan Pees, Vojin Zivojnovic, Andreas Hoffmann, Heinrich Meyr, Retargetable Timed Instruction Set Simulation of Pipelined Processor Architectures, ICSPAT, 1998 | |
| Pr | АН | Marcello Lajolo, Mihai Lazarescu, Alberto Sangiovanni-Vincentelli, A Compliation-based Software Estimation Scheme for Hardware/Software Co-Simulation, CODES, 1999 | |
| Rex | Al | Mihai T. Lazarescu, Jwahar R. Bammi, Edwin Harcourt, Luciano Lavagno, Marcello Lajolo, <u>Compliation-based</u> <u>Software Performance Estimation for System Level Design</u> , HLDVT, November 8, 2000, pages 1-6 | |
| Rex | AJ. | Graham R. Hellestrand, <u>Designing System on a Chip Products Using Systems Engineering Tools</u> , 1999, pages 1-6, VaST Systems Technology Corporation | |
| ZXX | AK | Vojin Zivojnovic, Stefan Pees, Heinrich Meyr, <u>LISA - Machine Description Language and Generic Machine Model for HW/SW Co-Design</u> , October 1998, 1998 IEEE Workshop on VLSI Signal Processing, San Francisco | |
| PAR, | AL | Vojin Zivojnovic, Steven Tjian, Heinrich Meyr, Complied Simulation of Programmable DSP Architectures, 1995, pp. 187-198, In the Proceedings of the 1995 IEEE Workshop on VLSI Singal Processing | |
| Pfx | AM | Vojin Zivojnovic, Juan Martinez Velarde, Christian Schlager, Heinrich Meyr, Integrated Systems for Signal Processing, E.E. Times, October 17, 1994, Issue: 819 pages 1-5, http://content.techweb.com/se/directlink.ogi?EET19941017S0055 | |
| 245 | AN | Vojin Zivojnovic, Stefan Pees, Christian Schlager, Heinrich Mery, <u>Signal Processing Design</u> , <u>LISA bridges gaps in high-tech languages</u> , E.E. Times, October 7, 1996, Issue: 922, pages 1-6, http://content.techweb.com/se/directlink.og/?EET199961007S0138 | |
| 24N | AO | V. Zivojnovic, S. Pees, Compiled DSPs check out fast. E.E. Times, October 23, 1995, Issue: 871, Section: Digital Signal Processing, Pages 1-5, http://content.techweb.com/se/directlink.cgi?EET19951023S0056 | |
| PLAN | AP | Vojin Zivojnovic, Heinrich Meyr, <u>Complied HW/SW Co-Simulation</u> , 1998, Integrated Systems for Signal Processing, Aachen University of Technology, Aachen, Germany | |
| Rys | AQ | Dr. Graham Hellestrand, The Advent of the Virtual Processor Model, E. E. Times, May 14, 1999, pages 1-7, VaST Systems Technology, Santa Clara, CA, USA | |
| 2648 2648 | AR | Graham R. Hetlestrand, <u>Systems Engineering: The Era of the Virtual Processor Model (VPM)</u> , April 14, 1999, pages 1-8, VaST Systems Technology, Santa Ctara, CA, USA | |
| les | AS | Stephan Ohr, Neolinear Tips Analog Synthesis, E. E. Times, June 12, 2001, Pages 1-3, Com, http://www.eetimes.com/story/OEG20010812S0067 | |

| Substitute | rov radiu J | #48MP1U | E | | Complete if Known | | | | |
|-------------|---------------------|--|--|---|---|-----------|--|--|--|
| INEO | | BON DIE | N OSLIBE | Application Number | 09/847,642 | | | | |
| OTAT | ORMATION DISCLOSURE | | | Filing Date May 1, 2001 | | | | | |
| SIAI | CIVICI | NIBTA | PPLICANI | Group Art Unit | First Named Inventor Mihai T. Lazarescu | | | | |
| | íuse as n | nany sheets as | necessary) | Examiner Name | MCC With Contract | I UGBERG | | | |
| Sheet | 2 | of | 2 | Attorney Docket Number | 261/246 | 010 2 104 | | | |
| 475 | AT | | Rajiv Gupta, <u>Automati</u> n Computer Language | c Generation of Microarchitecture Sins | nulators, May 1998, IEEE Inter | mational | | | |
| Les. | AU | | Joachim Fitzner, ChrisSchläger, Davorin Mista, Vojin Zivojnovic, <u>Implementing LISA Tools Based on a DSP</u> <u>Architecture Description</u> , ICSPAT 1999 | | | | | | |
| ric . | AV | Lisa Guerra, Joachim Fitzner, Dipankar Talukdar, Chris Schlager, Bassam Tabbara, Vojin Zivojnovic, Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Vertication DAC 1999 | | | | | | | |
| Jar, | AW | Stafan Pees, Andreas Hoffmann, Vojin Zivojnovic, Heinrich Meyr, <u>LISA - Machine Descroition Language for Cycle-Accurate Models of Programmable DSP Architectures</u> , DAC 1899 | | | | | | | |
| re | AX | Chris Schlager, Joachim Fitzner, Vojin Zivojnovic, <u>Using Supersim Complied Processor Models for Hardware,</u> <u>Software and System Design</u> , ICSPAT 1998 | | | | | | | |
| H) | AY | Vojin Zivojnovi ASILOMAR 19 | | nchim Fitzner, <u>System-Level Modelind</u> | of DSP and Embedded Proce | essors, | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |

101:3

EXAMINER: Initial if reference considered whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with text communication to applicant.

Date

Considered

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Examiner.

Signature

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.